## **TLC2932 Evaluation Module Technical Reference**

SLAU003A October 1997







#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

## **Preface**

## **Read This First**

#### **About This Manual**

The Texas Instruments (TI<sup>M</sup>) TLC2932 Evaluation Module Technical Reference Manual for the TLC2932 high-performance phase-locked loop provides information to assist managers and hardware/software engineers in application development.

#### **How to Use This Manual**

This document contains the following chapters:



#### **Symbol Convention**

This document uses the following convention:

TC TOSHIBA device number prefix

#### **Information About Cautions and Warnings**

This book may contain cautions and warnings.

**This is an example of a caution statement.**

**A caution statement describes a situation that could potentially damage your software or equipment.**

**This is an example of a warning statement.**

**A warning statement describes a situation that could potentially cause harm to you.**

The information in a caution or a warning is provided for your protection. Please read each caution and warning carefully.

#### **Related Documentation From Texas Instruments**

- **TLC2932 High-Performance Phase-Locked Loop Data Sheet** (literature number SLAS097E) is included in Appendix A of this book. It contains electrical specifications, available temperature options, general overview of the device, and application information.
- **TLC2932 Phase-Locked Loop Building Block With Analog Voltage-Controlled Oscillator and Phase Frequency Detector Application Report** (literature number SLAA011B) contains an overview of phase-locked loop functional blocks, transfer function analyses, evaluation module (EVM) board design, and performance characteristics.
- **Data Acquisition Circuits Data Book** (literature number SLAD001) contains the data sheets for devices that perform analog-to-digital, digital-to-analog, and related functions. It also has selection tables and package and ordering information.

#### **FCC Warning**

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

#### **Trademarks**

TI is a trademark of Texas Instruments Incorporated.

TOSHIBA is a trademark of TOSHIBA AMERICA, Inc.

#### **If You Need Assistance. . .**



## **Contents**



# **Figures**



## **Tables**



## **Chapter 1**

## **Overview**

The TLC2932 evaluation module (TLC2932EVM) provides a method to evaluate the performance of the TLC2932 phase-locked-loop (PLL) building block. The TLC2932EVM contains a phase frequency detector (PFD) and a voltage-controlled oscillator (VCO). This manual explains how to construct basic frequency synthesis circuits including the design of a low-pass filter (LPF). This chapter includes the following topics:

# **Topic Page**



#### **1.1 Introduction**

The TLC2932EVM for the TLC2932IPW Texas Instruments CMOS phase-locked loop (PLL) integrated circuit (IC) contains a TLC2932IPW, two TC9122P programmable counters, a loop filter, and other devices, as shown in Figure 1–1. These devices comprise a clock synthesizer on the module to evaluate basic PLL functionality and performance. The general external connections of the TLC2932EVM are shown in Figure 1–2.

The TLC2932EVM includes the following:

- A reference frequency is generated by the crystal (XTAL) oscillator and supplied to PFD input through the programmable counter. An external reference (F–ref in) can be input through the Baby N Connector (BNC).
- $\Box$  The 14.31818-MHz XTAL oscillator on the EVM is a standard part. It can be replaced by any other XTAL oscillator with an oscillation frequency in the functional range of the TC9122P programmable counter.
- $\Box$  A lag-lead filter standard connection is available on the board. For more flexible filter design, a free area beside the socket of TLC2932IPW is provided.
- $\Box$  Dip switches on the board are used to set the TC9122P programmable counter and can be used to set the N/M counter as a frequency synthesizer.

Figure 1–1. TLC2932EVM Block Diagram



## **1.2 TLC2932EVM Operating Specifications**

If the on-board XTAL oscillator supplied with the EVM is used,  $DV_{DD}$  should be adjusted to 5.5 V instead of 5 V nominal because of the improved performance of the TC9122P counter at the higher DV<sub>DD</sub>.

Table 1–1 lists the supply voltage operating specifications.

Table 1–1.Supply Voltage Operating Specifications

Clock Generator Used	DV <sub>DD</sub> $(nominal)$ (V)	AV <sub>DD</sub> (nominal) (V)
On-board oscillator with TC9122P programmable counter	5.5	5
Externally applied reference frequency at $F$ -ref in	.h	5

#### **1.3 Evaluation of the Clock Synthesizer**

This section includes a typical evaluation using the TLC2932EVM. The PLL block [voltage-controlled oscillator (VCO), phase frequency detector (PFD), low-pass filter (LPF), and counter] parameters of this evaluation include the following:

- VCO: R1 = 2.2 k $\Omega$  as R<sub>BIAS</sub>, lock frequency = 14.31818 MHz
- PFD: Comparison frequency =  $f_{REF}$  = 15.734 kHz, 14.31818-MHz XTAL oscillator as reference
- LPF: Lag-lead filter C and R values are calculated in the following section

Counter:  $N/M = 455/910$ ,  $1/2$  divide prescalar  $(P = 2)$ 

Figure 1–2 shows a block diagram of the TLC2932EVM with the given conditions set.

Figure 1–2. TLC2932EVM Block Diagram With the Given Conditions Set



#### **1.3.1 Calculation of the LPF C and R Values**

This section examines the calculations used to derive the C and R values for the lag-lead filter. The design parameters selected for this example include the following:

VCO range: Selected from the VCO characteristic curve below (see Figure 1–3)

Lock up time:  $t_s = 1$  ms

 $P \cdot N$  count: 910

Damping factor:  $ζ = 0.7$ 

Selected radians to lock-up time:  $\omega_n t_s = 4.5$  rad

Natural angular frequency:  $\omega_n = \omega_n t_s/t_s = 4500$  rad/sec (1)

Figure 1–3. VCO Characteristic Curve



In the case of the lag-lead filter,  $\omega_n$  and  $\zeta$  are calculated according to the following equations:

$$
\omega_{\mathsf{D}} = \sqrt{(\mathsf{Kp} \cdot \mathsf{Kv}) / \{(\mathsf{P} \cdot \mathsf{N}) \cdot (\mathsf{T1} + \mathsf{T2})\}}
$$
(2)

$$
\zeta = (\omega_{\mathsf{D}}/2) \cdot [\mathsf{T2} + [\mathsf{N}/(\mathsf{Kp} \cdot \mathsf{Kv})]]
$$
  
(T1 = R2 \cdot C1, T2 = R3 \cdot C1) (3)

PFD gain

$$
Kp = \frac{V_{OH} - V_{OL}}{4\pi} \approx 0.32 \text{ V/rad}
$$
 (4)

where  $V_{OH}$  and  $V_{OL}$  are obtained from the data sheet

VCO gain from Figure 1–3

$$
Kv = \left[ \left\{ (32 - 12)MHz \cdot 10^6 \right\} / (4 - 1)V \right] \cdot 2\pi
$$
\n
$$
\approx 41.9 \text{ Mrad}/V/\text{sec}
$$
\n(5)

The R2 and R3 values for the LPF are calculated according to the following equations:

$$
R2 = \left[ \left\{ \left( Kp \cdot Kv/\omega_n^2 \right) \cdot 1/(P \cdot N) \right\} - \left\{ \left( 2\zeta/\omega_n \right) + N/(Kp \cdot Kv) \right\} \right] / C1 \quad (6)
$$
  

$$
R3 = \left\{ \left( 2\zeta/\omega_n \right) - N/(Kp \cdot Kv) \right\} / C1 \quad (7)
$$

When C1 is set to 1 µF, the R2 and R3 calculated values are:

$$
R2 = 470 \Omega, \quad R3 = 240 \Omega
$$

Capacitor C2 is added to minimize high-frequency pickup at the VCO input, and the C2 value should be set equal to or smaller than C1 ⋅ 1/10 to have a minimal effect on the LPF poles, hence:

 $C2 = 0.1 \mu F$  is selected for this application.

#### **1.3.2 Evaluation Board Output Waveform**

Figure 1–4 shows the input frequencies and the VCO output waveform using the C and R values calculated in the previous section.

Figure 1–4. Input Frequencies and VCO Output Waveform



#### **1.3.3 Using an Active Filter as the LPF**

For active filtering on the EVM, space is available to build the filter using an operational amplifier. Note the inverted output of the filter; this inverted output can be compensated for by changing the JP2 connections of 1 to 4, 2 to 3 (normally 1 to 2, 3 to 4 for lag-lead filter).

To find the best C and R values for each application, some evaluation may be required. The LPF characteristics resulting from standard values of R and C can cause the PLL performance to be slightly different from theoretical results.

#### **1.4 Operation Notes**

- $\Box$  When an external reference frequency is input through the J1 connector, an R7 resistor should be inserted as termination.
- The VCO output should drive only one external device to avoid overload.
- $\Box$  Because this evaluation board has a high-frequency VCO functional block, it requires the closest connection and shortest possible lead-in of each I/O to optimize board performance.
- $\Box$  The supply voltage for this board should be 5 V or as specified in Section 1.2, TLC2932EVM Operating Specifications, as determined by the peripheral IC supply voltage requirements, because the TLC2932IPW can use both 5 V and 3 V.
- For details of the 74AC11074 prescalar on this board, see the TI CMOS Data Book.
- $\Box$  For a description of the programmable counter functions, see the general reference information included in this document from the TOSHIBA TC9122P data sheet.
- A bypass capacitor for the BIAS terminal should be used for any application and placed as close as possible to terminal 13. This capacitor is included on the TLC2932EVM and designated as C17.

## **Chapter 2**

# **Hardware**

This chapter includes the following topics:

#### **Topic Page**



### **2.1 Board Schematic**

The TLC2932EVM board schematic is shown in Figure 2–1.



Hardware 2-3

#### **2.2 Power, Ground, and Capacitor Connections**

The power, ground, and capacitor connections of the TLC2932EVM are shown in Figure 2–2.

Figure 2–2.  $V_{DD}$  and GND Line Connections and Bypass Capacitors



### **2.3 Board Layout**

The TLC2932EVM board layout is shown in Figure 2–3.



Figure 2-3. TLC2932EVM Board Layout Figure 2–3. TLC2932EVM Board Layout

## **2.4 Board Layers**

Figure 2–4. Layer 1



Figure 2–5. Layer 2



Figure 2–6. Layer 3



Figure 2–7. Layer 4



### **2.5 Part Descriptions**

The TLC2932EVM parts are listed in Table 2–1.





## **Appendix A**

## **TLC2932 Data Sheet**

This appendix presents a copy of the TLC2932 data sheet.

### **A.1 TLC2932 Data Sheet**

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

- **Voltage-Controlled Oscillator (VCO) Section:**
	- **Complete Oscillator Using Only One External Bias Resistor (RBIAS)**
	- **Lock Frequency: 22 MHz to 50 MHz (VDD = 5 V** ±**5%,**  $T_A = -20^\circ \text{C}$  to 75 $^\circ \text{C}$ ,  $\times$ 1 Output) **11 MHz to 25 MHz (V<sub>DD</sub> = 5 V**  $\pm$ **5%,**  $T_A = -20^\circ \text{C}$  to  $75^\circ \text{C}$ ,  $\times 1/2$  Output)
	- **Output Frequency...** ×**1 and** ×**1/2 Selectable**
- **Phase-Frequency Detector (PFD) Section Includes a High-Speed Edge-Triggered Detector With Internal Charge Pump**
- **Independent VCO, PFD Power-Down Mode**
- **Thin Small-Outline Package (14 terminal)**
- **CMOS Technology**
- **Typical Applications:**
	- **Frequency Synthesis**
	- **Modulation/Demodulation**
	- **Fractional Frequency Division**
- **Application Report Available†**
- **CMOS Input Logic Level**

#### **description**

The TLC2932I is designed for phase-locked-loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor ( $R_{BIAS}$ ). The VCO has a 1/2 frequency divider at the output stage. The high-speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as a power-down mode. The TLC2932I is suitable for use as a high-performance PLL due to the high speed and stable oscillation capability of the device.

#### **functional block diagram**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† TLC2932 Phase-Locked-Loop Building Block With Analog Voltage-Controlled Oscillator and Phase Frequency Detector (SLAA011).

PRODUCTION DATA information is current as of publication date.<br>Products conform to specifications per the terms of Texas Instruments Incorporated<br>standard warranty. Production processing does not necessarily include **testing of all parameters.**





† Available in tape and reel only and ordered as the TLC2932IPWLE.

NC – No internal connection

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997



#### **Terminal Functions**

#### **detailed description**

#### **VCO oscillation frequency**

The VCO oscillation frequency is determined by an external resistor ( $R_{BIAS}$ ) connected between the VCO V<sub>DD</sub> and the BIAS terminals. The oscillation frequency and range depends on this resistor value. The bias resistor value for the minimum temperature coefficient is nominally 3.3 kΩ with 3-V at the VCO V<sub>DD</sub> terminal and nominally 2.2 kΩ with 5-V at the VCO V<sub>DD</sub> terminal. For the lock frequency range refer to the recommended operating conditions. Figure 1 shows the typical frequency variation and VCO control voltage.



**VCO Control Voltage (VCO IN)**





#### **VCO output frequency 1/2 divider**

The TLC2932I SELECT terminal sets the f<sub>osc</sub> or 1/2 f<sub>osc</sub> VCO output frequency as shown in Table 1. The 1/2 f<sub>osc</sub> output should be used for minimum VCO output jitter.

#### **Table 1. VCO Output 1/2 Divider Function**



#### **VCO inhibit function**

The VCO has an externally controlled inhibit function which inhibits the VCO output. A high level on the VCO INHIBIT terminal stops the VCO oscillation and powers down the VCO. The output maintains a low level during the power-down mode, refer to Table 2.

**Table 2. VCO Inhibit Function**

<b>VCO INHIBIT</b>	<b>VCO OSCILLATOR</b>	<b>VCO OUTPUT</b>	<b>IDD(VCO)</b>
∟OW	Active	Active	Normal
High	Stopped	Low level	Power Down

#### **PFD operation**

The PFD is a high-speed, edge-triggered detector with an internal charge pump. The PFD detects the phase difference between two frequency inputs supplied to FIN–A and FIN–B as shown in Figure 2. Nominally the reference is supplied to FIN–A, and the frequency from the external counter output is fed to FIN–B.



**Figure 2. PFD Function Timing Chart**

#### **PFD output control**

A high level on the PFD INHIBIT terminal places the PFD output in the high-impedance state and the PFD stops phase detection as shown in Table 3. A high level on the PFD INHIBIT terminal also can be used as the power-down mode for the PFD.

<b>PFD INHIBIT</b>	<b>DETECTION</b>	<b>PFD OUTPUT</b>	<b>IDD(PFD)</b>
LOW	Active	Active	Normal
High	Stopped	Hi-Z	Power Down

**Table 3. VCO Output Control Function**



SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

#### **schematics**

#### **VCO block schematic**



#### **PFD block schematic**



### **absolute maximum ratings†**



† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network GND.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 5.6 mW/°C.



#### **recommended operating conditions**



NOTE 3: It is recommended that the logic supply terminal (LOGIC V<sub>DD</sub>) and the VCO supply terminal (VCO V<sub>DD</sub>) should be at the same voltage and separated from each other.

#### electrical characteristics over recommended operating free-air temperature range, V<sub>DD</sub> = 3 V **(unless otherwise noted)**

#### **VCO section**



NOTES: 4. Current into VCO V<sub>DD</sub>, when VCO INHIBIT = V<sub>DD</sub>, PFD is inhibited.

5. Current into VCO V<sub>DD</sub>, when VCO IN = 1/2 V<sub>DD</sub>, R<sub>BIAS</sub> = 3.3 kΩ, VCO INHIBIT = GND, and PFD is inhibited.

#### **PFD section**



NOTES: 6. Current into LOGIC V<sub>DD</sub>, when FIN–A, FIN–B = GND, PFD INHIBIT = V<sub>DD</sub>, no load, and VCO OUT is inhibited.

7. Current into LOGIC V<sub>DD</sub>, when FIN–A, FIN–B = 1 MHz (V<sub>I(PP)</sub> = 3 V, rectangular wave), NC = GND, no load, and VCO OUT is inhibited.



SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

#### operating characteristics over recommended operating free-air temperature range, V<sub>DD</sub> = 3 V **(unless otherwise noted)**

#### **VCO section**



NOTES: 8. The time period to the stable VCO oscillation frequency after the VCO INHIBIT terminal is changed to a low level.

9. The low-pass-filter (LPF) circuit is shown in Figure 28 with calculated values listed in Table 7. Jitter performance is highly dependent on circuit layout and external device characteristics. The jitter specification was made with a carefully designed PCB with no device socket.

#### **PFD section**





#### electrical characteristics over recommended operating free-air temperature range, V<sub>DD</sub> = 5 V **(unless otherwise noted)**

#### **VCO section**



NOTES: 4. Current into VCO V<sub>DD</sub>, when VCO INHIBIT = V<sub>DD</sub>, and PFD is inhibited.

5. Current into VCO V<sub>DD</sub>, when VCO IN = 1/2 V<sub>DD</sub>, R<sub>BIAS</sub> = 3.3 kΩ, VCO INHIBIT = GND, and PFD is inhibited.

#### **PFD section**



NOTES: 6. Current into LOGIC V<sub>DD</sub>, when FIN–A, FIN–B = GND, PFD INHIBIT = V<sub>DD</sub>, no load, and VCO OUT is inhibited.

7. Current into LOGIC V<sub>DD</sub>, when FIN–A, FIN–B = 1 MHz (V<sub>I(PP)</sub> = 5 V, rectangular wave), PFD INHIBIT = GND, no load, and VCO OUT is inhibited.



SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

#### operating characteristics over recommended operating free-air temperature range, V<sub>DD</sub> = 5 V **(unless otherwise noted)**

#### **VCO section**



NOTES: 8: The time period to the stable VCO oscillation frequency after the VCO INHIBIT terminal is changed to a low level.

9. The LPF circuit is shown in Figure 28 with calculated values listed in Table 7. Jitter performance is highly dependent on circuit layout and external device characteristics. The jitter specification was made with a carefully designed PCB with no device socket.

#### **PFD section**





SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997



**PARAMETER MEASUREMENT INFORMATION**

† FIN–A and FIN–B are for reference phase only, not for timing.





#### **Table 4. PFD Output Test Conditions**



**Figure 5. PFD Output Test Conditions**



SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997



#### **TYPICAL CHARACTERISTICS**





#### **TYPICAL CHARACTERISTICS**











**TYPICAL CHARACTERISTICS**



SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997



#### **APPLICATION INFORMATION**



#### **APPLICATION INFORMATION**

#### **gain of VCO and PFD**

Figure 24 is a block diagram of the PLL. The countdown N value depends on the input frequency and the desired VCO output frequency according to the system application requirements. The  $K_p$  and  $K_V$  values are obtained from the operating characteristics of the device as shown in Figure 24.  $K_p$  is defined from the phase detector  $V_{\text{OL}}$  and  $V_{\text{OH}}$  specifications and the equation shown in Figure 24(b).  $K_V$  is defined from Figures 8, 9, 10, and 11 as shown in Figure 24(c).

The parameters for the block diagram with the units are as follows:

 $K_V$ : VCO gain (rad/s/V)  $K_p$ : PFD gain (V/rad)  $K_f^r$ : LPF gain (V/V)  $K_N$ : count down divider gain (1/N)

#### **external counter**

When a large N counter is required by the application, there is a possibility that the PLL response becomes slow due to the counter response delay time. In the case of a high frequency application, the counter delay time should be accounted for in the overall PLL design.



The external bias resistor sets the VCO center frequency with 1/2  $\rm V_{DD}$  applied to the VCO IN terminal. However, for optimum temperature performance, a resistor value of 3.3 kΩ with a 3-V supply and a resistor value of 2.5 kΩ for a 5-V supply is recommended. For the most accurate results, a metal-film resistor is the better choice but a carbon-compositiion resistor can be used with excellent results also. A 0.22 µF capacitor should be connected from the BIAS terminal to ground as close to the device terminals as possible.

#### **hold-in range**

From the technical literature, the maximum hold-in range for an input frequency step for the three types of filter configurations shown in Figure 25 is as follows:

$$
\Delta\omega_{H}\simeq0.8\left(K_{p}\right)\left(K_{V}\right)\left(K_{f}\left(\infty\right)\right)
$$

**Where** 

 $K_f(\infty)$  = the filter transfer function value at  $\omega = \infty$ 





**Figure 24. Example of a PLL Block Diagram**

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

### **APPLICATION INFORMATION**

#### **low-pass-filter (LPF) configurations**

Many excellent references are available that include detailed design information about LPFs and should be consulted for additional information. Lag-lead filters or active filters are often used. Examples of LPFs are shown in Figure 25. When the active filter of Figure 25(c) is used, the reference should be applied to FIN-B because of the amplifier inversion. Also, in practical filter implementations, C2 is used as additional filtering at the VCO input. The value of C2 should be equal to or less than one tenth the value of C1.



**Figure 25. LPF Examples for PLL**

#### **the passive filter**

The transfer function for the lag-lead filter shown in Figure 25(b) is;

$$
\frac{V_{\text{O}}}{V_{\text{IN}}} = \frac{1 + s \cdot T2}{1 + s \cdot (T1 + T2)}
$$

**Where** 

 $T1 = R1 \cdot C1$  and  $T2 = R2 \cdot C1$ 

Using this filter makes the closed loop PLL system a second-order type 1 system. The response curves of this system to a unit step are shown in Figure 26.

#### **the active filter**

When using the active integrator shown in Figure 25(c), the phase detector inputs must be reversed since the integrator adds an additional inversion. Therefore, the input reference frequency should be applied to the FIN-B terminal and the output of the VCO divider should be applied to the input reference terminal, FIN-A.

The transfer function for the active filter shown in Figure 25(c) is:

$$
F(s) = \frac{1+s \cdot R2 \cdot C1}{s \cdot R1 \cdot C1}
$$

Using this filter makes the closed loop PLL system a second-order type 2 system. The response curves of this system to a unit step are shown in Figure 27.

#### **basic design example**

The following design example presupposes that the input reference frequency and the required frequency of the VCO are within the respective ranges of the device.



#### **APPLICATION INFORMATION**

#### **basic design example (continued)**

Assume the loop has to have a 100  $\mu$ s settling time (t<sub>s</sub>) with a countdown N = 8. Using the Type 1, second order response curves of Figure 26, a value of 4.5 radians is selected for  $\omega_0 t_s$  with a damping factor of 0.7. This selection gives a good combination for settling time, accuracy, and loop gain margin. The initial parameters are summarized in Table 5. The loop constants,  $K_V$  and  $K_p$ , are calculated from the data sheet specifications and Table 6 shows these values.

The natural loop frequency is calculated as follows:

**Since** 

$$
\omega_n t_{\text{S}} = 4.5
$$

Then

$$
\omega_{\rm n} = \frac{4.5}{100 \,\mu s} = 45 \text{ k-radius/sec}
$$



#### **Table 5. Design Parameters**











SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

#### **APPLICATION INFORMATION**

Using the low-pass filter in Figure 25(b) and divider ratio N, the transfer function for phase and frequency are shown in equations 1 and 2. Note that the transfer function for phase differs from the transfer function for frequency by only the divider value N. The difference arises from the fact that the feedback for phase is unity while the feedback for frequency is 1/N.

Hence, transfer function of Figure 24 (a) for phase is

$$
\frac{\Phi 2(s)}{\Phi 1(s)} = \frac{K_p \cdot K_V}{N \cdot (T1 + T2)} \left[ \frac{1 + s \cdot T2}{s^2 + s \left[ 1 + \frac{K_p \cdot K_V \cdot T2}{N \cdot (T1 + T2)} \right] + \frac{K_p \cdot K_V}{N \cdot (T1 + T2)}} \right]
$$
(1)

and the transfer function for frequency is

$$
\frac{F_{OUT(s)}}{F_{REF(s)}} = \frac{K_p \cdot K_V}{(T1 + T2)} \left[ \frac{1 + s \cdot T2}{s^2 + s \cdot \left[ 1 + \frac{K_p \cdot K_V \cdot T2}{N \cdot (T1 + T2)} \right] + \frac{K_p \cdot K_V}{N \cdot (T1 + T2)}} \right]
$$
(2)

The standard two-pole denominator is D = s<sup>2</sup> + 2  $\zeta$   $\omega_\textsf{n}$  s +  $\omega_\textsf{n}$ <sup>2</sup> and comparing the coefficients of the denominator of equation 1 and 2 with the standard two-pole denominator gives the following results.

$$
\omega_n = \sqrt{\frac{K_p \cdot K_V}{N \cdot (T1+T2)}}
$$

Solving for T1 + T2

$$
T1 + T2 = \frac{K_p \cdot K_V}{N \cdot \omega_n^2}
$$
 (3)

and by using this value for  $T1 + T2$  in equation 3 the damping factor is

$$
\zeta = \frac{\omega_{n}}{2} \cdot \left( T2 + \frac{N}{K_{p} \cdot K_{V}} \right)
$$

solving for T2

$$
T2 = \frac{2\zeta}{\omega} - \frac{N}{K_p \cdot K_V}
$$

then by substituting for T2 in equation 3

$$
T1 = \frac{K_V \cdot K_p}{N \cdot \omega_n^2} - \frac{2 \xi}{\omega_n} + \frac{N}{K_p \cdot K_V}
$$



#### **APPLICATION INFORMATION**

From the circuit constants and the initial design parameters then

$$
R2 = \left[\frac{2\xi}{\omega_n} - \frac{N}{K_p \cdot K_V}\right] \frac{1}{C1}
$$
  

$$
R1 = \left[\frac{K_p \cdot K_V}{\omega_n^2 \cdot N} - \frac{2\xi}{\omega_n} + \frac{N}{K_p \cdot K_V}\right] \frac{1}{C1}
$$

The capacitor, C1, is usually chosen between 1  $\mu$ F and 0.1  $\mu$ F to allow for reasonable resistor values and physical capacitor size. In this example, C1 is chosen to be 0.1 µF and the corresponding R1 and R2 calculated values are listed in Table 7.



SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997



#### **APPLICATION INFORMATION**





SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997



**APPLICATION INFORMATION**

**Figure 27. Type 2 Second-Order Step Response**



SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997



#### **APPLICATION INFORMATION**

† RBIAS resistor

**Figure 28. Evaluation and Operation Schematic**

#### **PCB layout considerations**

The TLC2932I contains a high frequency analog oscillator; therefore, very careful breadboarding and printed-circuit-board (PCB) layout is required for evaluation.

The following design recommendations benefit the TLC2932I user:

- External analog and digital circuitry should be physically separated and shielded as much as possible to reduce system noise.
- RF breadboarding or RF PCB techniques should be used throughout the evaluation and production process.
- Wide ground leads or a ground plane should be used on the PCB layouts to minimize parasitic inductance and resistance. The ground plane is the better choice for noise reduction.
- $\bullet$  LOGIC V<sub>DD</sub> and VCO V<sub>DD</sub> should be separate PCB traces and connected to the best filtered supply point available in the system to minimize supply cross-coupling.
- $\bullet$  VCO V<sub>DD</sub> to GND and LOGIC V<sub>DD</sub> to GND should be decoupled with a 0.1-µF capacitor placed as close as possible to the appropriate device terminals.
- The no-connection (NC) terminal on the package should be connected to GND.



SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

#### **MECHANICAL DATA**

#### PW (R-PDSO-G\*\*) **PW (R-PDSO-G\*\*)** PLASTIC SMALL-OUTLINE PACKAGE

**14 PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.



## **Appendix B**

## **TC9122P Data Sheet Summary**

This appendix presents a summary of the TC9122P data sheet.

#### **Topic Page**



#### **B.1 Reference Information for the TC9122P Programmable Counter**

The device connections, terminal functions, absolute maximum ratings, and electrical characteristics reference data included in this document is from the TOSHIBA TC9122P data sheet.

### **B.2 Device Connections**

The connections of the TC9122P are shown in Figure B–1.

Figure B–1.TC9122P Connections



#### **B.3 Terminal Functions**

The TC9122P terminal functions are shown in Table B–1.





## **B.4** Absolute Maximum Ratings,  $T_A = 25^\circ \text{C}$

The TC9122P absolute maximum ratings at  $T_A = 25^{\circ}$ C are shown in Table B–2.

Table B–2.TC9122P Absolute Maximum Ratings

Supply voltage range, V <sub>DD</sub>	$-0.3$ V to 10 V
Input voltage range, V <sub>I</sub>	$-0.3$ V to V <sub>CC</sub> + 0.3 V
Operating temperature range, $T_A$	$-30^{\circ}$ C to 75 $^{\circ}$ C
Storage temperature range, T <sub>stq</sub>	$-55^{\circ}$ C to 125 $^{\circ}$ C

## **B.5 Electrical Characteristics at V<sub>DD</sub> = 7.5 V, T<sub>A</sub> = 25°C**

The TC9122P electrical characteristics are shown in Table B–3.





NOTE 1:  $V_{DD} = 7.5 V \pm 10\%$ ,  $V_{I(PP)} = 2 V_{P}P$ ,  $T_A = 30°C$  to  $75°C$